## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 23 September 2004 (23.09.2004)

PCT

# (10) International Publication Number WO 2004/081974 A2

(51) International Patent Classification7:

H01L

(21) International Application Number:

PCT/IB2004/001344

(22) International Filing Date: 12 March 2004 (12.03.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0303163 14 March 2003 (14.03.2003) FR

- (71) Applicant (for all designated States except US): S.O.I.TEC SILICON ON INSULATOR TECH-NOLOGIES [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (IR).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): LETERTRE, Fabrice [FR/FR]; 33, quai Jongkind, F-38000 Grenoble (FR). RAYSSAC, Olivier [FR/FR]; 7, chemin Chapitre, F-38100 Grenoble (FR).
- (74) Agents: MARTIN, Jean-Jacques et al.; Cabinet Regimbeau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD OF PRODUCING SUBSTRATES OR COMPONENTS ON SUBSTRATES INVOLVING TRANSFER OF A USEFUL LAYER, FOR MICROELECTRONICS, OPTOELECTRONICS, OR OPTICS

(57) Abstract: The invention provides a method of transferring a useful layer of a monocrystalline material from a first support to a second support, comprising the following steps: forming a first substrate comprising the first support (10) and the useful layer (14, 16) with a detachable interface (12) between them, in which a treatment involving the useful layer includes the formation of a peripheral zone of material (161) that may laterally cover said interface; removing material, allowing detachment to reach said interface (12) in order to detach it at said interface; affixing a free face of the useful layer (14, 16) to a second support (20); and detaching at said interface (12). The detachment means can be employed in the absence of a peripheral zone of material. Application to fabricating substrates or components on substrates for microelectronics, optoelectronics, or optics.



O 2004/081974

WO 2004/081974 PCT/IB2004/001344

A METHOD OF PRODUCING SUBSTRATES OR COMPONENTS ON SUBSTRATES INVOLVING TRANSFER OF A USEFUL LAYER, FOR MICROELECTRONICS, OPTOELECTRONICS, OR OPTICS

The present invention generally relates to methods of fabricating substrates for microelectronics, optoelectronics, or optics involving transfer of a useful layer from a first support to a second support.

5

10

15

20

25

30

35

Various techniques have recently been developed to allow the mechanical transfer of a layer of semiconductor material - which may or may not already have received component production treatments - from a first support to a second support.

Techniques using buried porous layers that can be attacked chemically, such as those described in European patent EP-A-0 849 788, can be mentioned in particular.

Substrates weakened by implanting gas species, whereby a thin useful layer can be separated from the remainder of the material by fracture at the implanted zone, can also be mentioned.

Finally, molecular bonding techniques in which the bonding energy is controlled so that a mechanical force can result in separation of a layer which has been temporarily bonded to a support can also be mentioned.

When a useful layer is connected to a first support using one of the above techniques, transfer of the layer involves bringing a second support into contact with the free face of the useful layer using suitable bonding forces, which free face of the assembly comprising the layer and the first support is known as the "front" face.

Transfer is completed by applying stresses (typically tension and/or bending and/or shear) between the layer to be transferred and the first support, employing one or more tools such as a drawing rig or a blade introduced laterally at the weakened interface to propagate a crack, or by applying a jet of fluid to said

10

15

20

25

weakened interface (see, for example, French patent FR-A-2 796 491).

When the useful layer to be transferred has not undergone any component fabrication steps, then said transfer is generally carried out regardless of the bonding technique employed to affix the useful layer to the second support (in particular by molecular bonding, eutectic bonding, bonding using a polymer or resin, etc).

In contrast, the problem is different when the useful layer has already undergone steps in the component fabrication process, in which case it is often necessary to carry out different types of deposition (semiconductor oxides or nitrides, polycrystalline semiconductor, amorphous semiconductor, monocrystalline semiconductor formed by homo- or hetero-epitaxy).

When, for example, a "full wafer" method is carried out in a specific reactor, said deposits have a tendency to partially or completely cover the free face of the useful layer and to overflow onto the side faces of the substrate composed of said useful layer temporarily fixed to its first support.

Overflowed covering produces a useful layer that is encapsulated after a fashion, the main result being strengthening of the periphery of the bond between the useful layer and the first support, which can then render problematic the subsequent detachment required to transfer said useful layer to its second support.

The present invention aims to overcome this drawback.

- 30 To this end, in a first aspect, the invention provides a method for transferring a useful layer of a monocrystalline material from a first support to a second support, for use in fabricating substrates or components on substrates for microelectronics, optoelectronics or optics, comprising the following steps:
  - forming a first substrate comprising the first support and at least a portion of the useful

10

15

35

layer with a detachable interface between the first support and the useful layer, the outer edge of the useful layer being inwardly spaced from the outer edge of the first support;

- forming a deposited layer of material on the useful layer, said deposited layer being liable to laterally cover said detachable interface at least partially;
- locally removing support material and/or deposited material so as to have said detachable interface exposed;
- securing an exposed face of the useful layer to a second support; and
- causing detachment at said detachable interface between the first support and the useful layer, said detachment being promoted by said exposed regions of the detachable interface.

The following are preferred but non limiting features of the method:

- the material removing step comprises removing a peripheral zone of deposited material which covers the interface laterally.
  - the material removing step is implemented by cutting.
- 25 the material removing step is implemented by etching.
  - etching is carried out by masking the useful layer inside the peripheral zone.
- the material removing step also comprises removing at least a portion of the material of the first support beneath the peripheral zone of deposited material.
  - the material removing step comprises removing a peripheral zone of material from the first support in the region in which the peripheral zone of deposited material is formed, prior to said deposition.

10

20

25

- the peripheral zone of the material from the first support is a peripheral recess that opens laterally and frontally at the side of the useful layer.
- the depth of the recess is greater than or equal to the thickness of the peripheral zone of deposited material.
- the width of the recess is such that it substantially covers the distance between the outer edge of the first support and the outer edge of the useful layer.
- the step of removing a peripheral zone from the first support is implemented after forming the useful layer on said first support.
- the detachment step is implemented by applying
  15 lateral stresses at the detachable interface using a
  detachment means.
  - the material removal step comprises forming separating channels between the exposed face of the useful layer and the region of the detachable interface, prior to the step of securing the exposed face of the
    - the channels define individual islands.

useful layer to the second support.

- the channels are formed using a technique selected from the group formed by saw cutting, laser cutting, ion beam cutting and masked chemical etching.
- the detachment step is performed using a detachment means that can apply, between the first and second supports, one or more stresses selected from the group formed by tension, bending and shear stresses.
- the deposited material layer is formed by "full wafer" epitaxy.
  - the useful layer comprises a layer forming a seed for epitaxial growth and one or more epitaxially grown layers.
- the material of the seed layer is selected from the group formed by silicon carbide, sapphire, gallium nitride, silicon and aluminum nitride.

10

15

20

25

30

- the epitaxially grown layer is formed from one or more metal nitrides.
- the material of the first support is selected from the group formed by semiconductors, semiconductor carbides and insulators such as sapphire.
- the detachable interface is formed using a technique selected from the group formed by implanting gas species, forming a porous layer that can be attacked chemically, and bonding by molecular bonding with control of the bonding forces.

In a second aspect of the invention, the invention provides support for fabricating substrates components on substrates for microelectronics, optoelectronics or optics, which can receive at least a portion of a useful layer, having a detachable interface between the support and the useful layer, and in which a material layer deposition on the useful layer can form a peripheral zone of deposited material that laterally covers said interface at least partially, the support comprising a peripheral recessed zone adapted receiving said peripheral zone of deposited material, enabling said interface to be exposed laterally detachment purposes.

Further aspects, aims, and advantages of the present invention will become apparent from the following description of preferred implementations thereof, given by way of non-limiting example and made with reference to the accompanying drawings, in which:

Figure 1 is a cross sectional view of a first substrate comprising a first support and a useful layer;

Figure 2 is a cross sectional view of a second support affixed to a first substrate in order to transfer the useful layer thereto;

Figure 3 is a cross sectional view illustrating detachment of a working zone from a detachment tool;

10

15

20

Figure 4 is a cross sectional view of the first substrate illustrating a particular arrangement of a first support of a detachment tool;

Figures 5 and 6 are cross sectional and plan views of a particular arrangement of the useful layer for gaining access to the interface between it and the first support.

Referring firstly to Figures 1 and 2, a first support 10 is formed from a semiconductor material, for example silicon carbide SiC, mono- or polycrystalline silicon, etc, or formed from an insulating material, for example sapphire.

A layer 12 is formed or deposited on said first support and forms a releasable bonding interface; typically, it can be a layer of semiconducting oxide such as  $SiO_2$ , semiconducting nitride, etc.

The layer 12 forms a releasable bonding interface between the first support 10 and a useful layer formed in this case by a base layer 14 on which a layer 16 has been formed or deposited. Typically, the base layer 14 is a seed layer on which the layer 16 is formed by epitaxy. This seed layer is formed of silicon carbide, sapphire, gallium nitride, silicon, or aluminum nitride, for example.

In one embodiment, the base layer 14 is formed of SiC while the epitaxially grown layer is formed of a metal nitride such as gallium nitride GaN, or formed by a stack of different metal nitrides.

Such a useful layer structure is of advantage in particular in fabricating light-emitting diodes (LEDs).

As seen in Figure 1, in conventional manner, the first support is slightly larger than the assembly of layers 12, 14 and 16 formed on said support. Deposition of the layer 16 by epitaxy, which is traditionally carried out in a "full wafer" reactor, thus extends not only above the seed layer 14, but also around a ring 161 which covers the recessed periphery of the support 10.

35

WO 2004/081974 PCT/IB2004/001344

Figure 2 illustrates affixing the assembly shown in Figure 1, termed the first substrate, to a second support 20. In this case, fixing is carried out using a metal bonding technique; the bonding layer is illustrated at 22.

5

10

The useful layer 14, 16 is transferred from the first support 10 to the second support 20 after fixing as described above, in particular using a detachment tool that can apply a stress to the interface layer 12 between the useful layer 14, 16 and the first support 10, to propagate separation in the plane of said interface.

However, Figure 2 shows that the deposited GaN ring 161 causes two problems as regards such an operation: firstly, it reinforces the bond between the useful layer 14, 16 and the first support at the periphery of the first substrate, and secondly, it renders impossible direct access to the bonding interface 12 by a detachment tool (thin blade, jet of fluid, etc) in order to apply thereto the required detachment stress (arrow F1 in Figure 3a).

Several solutions for solving these problems are described below.

A first solution is shown diagrammatically in Figure 3a. It consists of removing the ring 161.

25 In a first embodiment, said removal can be carried out by etching. To this end, a mask is produced on the free face of the useful layer 14, 16, which mask will only release the ring 161. An attack medium that is suitable for the material of the ring is then used to attack and remove the ring over its entire thickness, in 30 order to detach the separable interface layer 12. present example, as the ring is GaN, the following is preferably carried out: plasma etching or RIE (reactive ion etching) based on SiCl4, BCl3 (reference should be 35 made to the article "GaN: Processing, Defects and Devices", S J Pearton et al, Journal of Applied Physics, vol 86, no 1, 1<sup>st</sup> July 1999).

10

15

20

25

30

-- ::

....

In a variation, other etching techniques such as plasma etching can be used.

In a second embodiment, the ring is removed using a cutting or trimming technique. It is possible to use a mechanical saw cutting technique, a laser cutting technique, or an ion beam cutting technique. As will be understood, the ring is removed by producing a cylindrical cut of revolution and a cut in a transitional plane between the ring 161 and the first support 10.

In all cases, care is taken that etching or cutting provides satisfactory access to the detachable interface layer 12 to allow transfer of the useful layer. It should be noted in this respect that merely partial removal of the ring 161 may be sufficient to attenuate the peripheral bond between the first support 10 and the useful layer 14, 16 and to allow the detachment tool to act correctly. In contrast, it is possible to remove the ring 161 while also penetrating into the support itself.

In a variation, as illustrated in Figure 3b, cutting is carried out through the entire thickness of the first substrate to remove not only the interfering ring 161 but also the portion 101 of the first support which is subjacent thereto. This variation may be more suitable when the working depth of the cutting technique is difficult to control.

Preferably, the ring 161 is removed before the second support 20 has been affixed to the useful layer 14, 16. However, if the technique used to remove the ring 161 allows it, removal can be carried out after fixing.

A further approach for overcoming the problem caused by the peripheral deposit 161 is illustrated in Figure 4. It consists of using a first support 10 specifically prepared to include a peripheral recess 102.

Advantageously, said peripheral recess extends in a radial direction (horizontally in Figure 4) between the outer edge of the support 10 and the outer edge of the

WO 2004/081974 PCT/IB2004/001344

interface layer 12 and useful layer 14, 16. In the axial direction (vertically in Figure 4), said recess 102 preferably extends over a depth (d) that is at least equal to the thickness of the deposit 16 formed, so that at the end of the deposition operation, the peripheral ring 161 that it forms does not obstruct the releasable interface. Thus, the ring 161 does not have to be removed.

5

20

25

30

The recess is preferably produced before forming the layers 12 and 14, and in any case before forming all or a portion of the useful layer which may cover the periphery of the first substrate.

Preferably, said recess is produced by ablation with a laser beam or by mechanical trimming.

A further approach is shown in Figures 5 and 6. It consists of forming cuts or channels 18 in the thickness of the useful layer 14, 16, down to the interface layer 12.

These cuts define individual islets or tiles 19, for example square in shape, as shown in Figure 6, with a size that is preferably in the range from 1  $\times$  1 square micrometer ( $\mu$ m<sup>2</sup>) to 300  $\times$  300  $\mu$ m<sup>2</sup>.

These cuts can be formed either mechanically, using a saw cutting technique, or laser cutting or using ion beam cutting, or chemically by etching, first placing an etching mask that allows selective geometric attack on the free surface of the useful layer 14, 16. Preferably, and in particular to prevent said attack from excavating the walls of the channels too much during formation, a dry or wet etching technique is used.

When the useful layer is formed from a seed layer of SiC 14 on which GaN epitaxy is carried out, argon based ion etching is carried out (see the article "GaN: Processing, Defects and Devices", cited above).

With such an approach, reinforcement of the interface between the useful layer and the first support caused by the presence of the ring 161 is avoided since,

20

25

when a releasing stress is exerted between the supports 10 and 20 after producing the assembly of the type illustrated in Figure 2, each individualized tile, which is not itself subjected to the reinforcement due to the ring 161, can be separated from the support under the effect of said stress.

It should be noted that said stress can be a tension, bending or shear stress, or a variety of combinations of said stresses.

10 Clearly, the present invention can be applied to a very wide variety of semiconductor materials. In addition to the example of a layer of nitride developed on silicon carbide on insulator (SiCOI) as described above, the invention can be employed, for example when transferring a useful layer based on silicon in which certain methods for fabricating components using CMOS technology on a second insulating support 10 have been carried out. Many other applications are also possible.

In this respect, the skilled person will readily select solutions that are suitable (choice of one of the three approaches described, choice of type of material removal, etc) as a function of the materials used.

Finally, it can be observed that the three approaches of the invention described above can be combined together.

10

15

20

25

### CLAIMS

- 1. A method for transferring a useful layer of a monocrystalline material from a first support to a second support, for use in fabricating substrates or components on substrates for microelectronics, optoelectronics or optics, comprising the following steps:
  - forming a first substrate comprising the first support and at least a portion of the useful layer with a detachable interface between the first support and the useful layer, the outer edge of the useful layer being inwardly spaced from the outer edge of the first support;
  - forming a deposited layer of material on the useful layer, said deposited layer being liable to laterally cover said detachable interface at least partially;
  - locally removing support material and/or deposited material so as to have said detachable interface exposed;
  - securing an exposed face of the useful layer to a second support; and
  - causing detachment at said detachable interface between the first support and the useful layer, said detachment being promoted by said exposed regions of the detachable interface.
- 2. A method according to claim 1, wherein the material removing step comprises removing a peripheral zone of deposited material which covers the interface laterally.
  - 3. A method according to claim 2, wherein the material removing step is implemented by cutting.
- 4. A method according to claim 2, wherein the material removing step is implemented by etching.

- 5. A method according to claim 3, wherein etching is carried out by masking the useful layer inside the peripheral zone.
- A method according to any one of claims 2 to 5, 5 wherein the material removing step also comprises removing at least a portion of the material of the first support beneath the peripheral of zone deposited material.

- 7. A method according to claim 1, wherein the material removing step comprises removing a peripheral zone of material from the first support in the region in which the peripheral zone of deposited material is formed,
- 15 prior to said deposition.
  - 8. A method according to claim 7, wherein the peripheral zone of the material from the first support is a peripheral recess that opens laterally and frontally at the side of the useful layer.
  - 9. A method according to claim 8, wherein the depth (d) of the recess is greater than or equal to the thickness of the peripheral zone of deposited material.

25

20

10. A method according to claim 8 or claim 9, wherein the width of the recess is such that it substantially covers the distance between the outer edge of the first support and the outer edge of the useful layer.

30

11. A method according to any one of claims 7 to 10, wherein the step of removing a peripheral zone from the first support is implemented after forming the useful layer on said first support.

35

12. A method according to any one of claims 2 to 11, wherein the detachment step is implemented by applying

WO 2004/081974 13

lateral stresses at the detachable interface using a detachment means.

PCT/IB2004/001344


13. A method according to claim 12, wherein the material removal step comprises forming separating channels between the exposed face of the useful layer and the region of the detachable interface, prior to the step of securing the exposed face of the useful layer to the second support.

10


5


- 14. A method according to claim 13, wherein the channels define individual islands.
- 15. A method according to claim 13 or claim 14, wherein the channels are formed using a technique selected from the group formed by saw cutting, laser cutting, ion beam cutting and masked chemical etching.
- 16. A method according to any one of claims 13 to 15, 20 wherein the detachment step is performed using a detachment means that can apply, between the first and second supports, one or more stresses selected from the group formed by tension, bending and shear stresses.
- 25 17. A method according to any one of claims 1 to 16, wherein the deposited material layer is formed by "full wafer" epitaxy.
- 18. A method according to claim 17, wherein the useful 30 layer comprises a layer forming a seed for epitaxial growth and one or more epitaxially grown layers.
- 19. A method according to claim 18, wherein the material of the seed layer is selected from the group formed by 35 silicon carbide, sapphire, gallium nitride, silicon and aluminum nitride.


- 20. A method according to claim 19, wherein the epitaxially grown layer is formed from one or more metal nitrides.
- 21. A method according to any one of claims 1 to 20, wherein the material of the first support is selected from the group formed by semiconductors, semiconductor carbides and insulators such as sapphire.
- 10 22. A method according to any one of claims 1 to 21, wherein the detachable interface is formed using a technique selected from the group formed by implanting gas species, forming a porous layer that can be attacked chemically, and bonding by molecular bonding with control of the bonding forces.
- A support for fabricating substrates or components on substrates for microelectronics, optoelectronics or optics, which can receive at least a portion of a useful 20 " layer, having a detachable interface between the support and the useful layer, and in which a material layer deposition on the useful layer can form a peripheral zone deposited material that laterally interface at least partially, the support comprising a 25 peripheral recessed zone adapted for receiving said peripheral zone of deposited material, enabling said laterally for interface to be exposed detachment purposes.



2/2







					-
					•
					•
				ü	,
		,			
			Y		
4.0		*		*	

## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 23 September 2004 (23.09.2004)

PCT

# (10) International Publication Number WO 2004/081974 A3

(51) International Patent Classification7: H01L 21/762

(21) International Application Number:

PCT/IB2004/001344

(22) International Filing Date: 12 March 2004 (12.03.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0303163

14 March 2003 (14.03.2003) FR

(71) Applicant (for all designated States except US): S.O.J.TEC SILICON ON INSULATOR TECH-NOLOGIES [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (FR).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): LETERTRE, Fabrice [FR/FR]; 33, quai Jongkind, F-38000 Grenoble (FR). RAYSSAC, Olivier [FR/FR]; 7, chemin Chapitre, F-38100 Grenoble (FR).
- (74) Agents: MARTIN, Jean-Jacques et al.; Cabinet Regimbeau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (88) Date of publication of the international search report: 25 November 2004

[Continued on next page]

(54) Title: A METHOD OF PRODUCING SUBSTRATES OR COMPONENTS ON SUBSTRATES INVOLVING TRANSFER OF A USEFUL LAYER, FOR MICROELECTRONICS, OPTOELECTRONICS, OR OPTICS



(57) Abstract: The invention provides a method of transferring a useful layer of a monocrystalline material from a first support to a second support, comprising the following steps: forming a first substrate comprising the first support (10) and the useful layer (14, 16) with a detachable interface (12) between them, in which a treatment involving the useful layer includes the formation of a peripheral zone of material (161) that may laterally cover said interface; removing material, allowing detachment to reach said interface (12) in order to detach it at said interface; affixing a free face of the useful layer (14, 16) to a second support (20); and detaching at said interface (12). The detachment means can be employed in the absence of a peripheral zone of material. Application to fabricating substrates or components on substrates for microelectronics, optoelectronics, or optics.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

## **INTERNATIONAL SEARCH REPORT**

International Application No T/IB2004/001344

A. CLASSII IPC 7	FICATION OF SUBJECT MATTER H01L21/762	-	
According to	International Patent Classification (IPC) or to both national classification	tion and IPC	
	SEARCHED		
Minimum do IPC 7	cumentation searched (classification system followed by classification HO1L	n Symbols)	
Documentat	ion searched other than minimum documentation to the extent that so	ich documents are included in the fields searched	-
l	ala base consulted during the international search (name of data bas ternal, WPI Data, PAJ, INSPEC	e and, where practical, search terms used)	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the rele	vant passages Relevant	to claim No.
x	EP 1 059 663 A (CANON KK) 13 December 2000 (2000-12-13)	1,2,	23
Y	the whole document	3–22	:
Y	WO 02/084721 A (COMMISSARIAT ENER ATOMIQUE; ASPAR BERNARD (FR); MC HUBERT (F) 24 October 2002 (2002- page 34, column 1 - page 34, colu figures 39,40	RICEAU 10-24)	
A	US 6 159 323 A (BRUEL MICHEL ET 12 December 2000 (2000-12-12) abstract	AL)	
<u> </u>	her documents are listed in the continuation of box C.	X Patent tamily members are listed in annex.	
'A' docume consider the considering of the column which chair of the column col	ent defining the general state of the art which is not sered to be of particular relevance document but published on or after the international tate and which may throw doubts on priority daim(s) or is clied to establish the publication date of another nor other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but han the priority date claimed actual completion of the international search	"T" tater document published after the international filing or priority date and not in conflict with the application cited to understand the principle or theory underlying invention  "X" document of particular relevance; the claimed inventic cannot be considered novel or cannot be considered involve an inventive step when the document is take  "Y" document of particular relevance; the claimed inventic cannot be considered to involve an inventive step with document is combined with one or more other such of ments, such combination being obvious to a person in the art.  "&" document member of the same patent family  Date of malling of the international search report	but on to n alone on en the docu-
7	September 2004	16/09/2004	
Name and s	mailing address of the ISA  European Patent Office, P.B. 5818 Patentiaan 2  NL - 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Hedouin, M	

Form PCT/ISA/210 (second sheet) (January 2004)

3

## INTERNATIONAL SEARCH REPORT

T/IB2004/001344

Patent document cited in search report		Publication date		Patent family member(s)	Publication date	
EP 1059663	А	13-12-2000	JP 3472197 B2 JP 2000349319 A JP 3542521 B2 JP 2000349066 A CN 1280383 A EP 1059663 A2 US 6664169 B1 US 2004055894 A1		02-12-2003 15-12-2000 14-07-2004 15-12-2000 17-01-2001 13-12-2000 16-12-2003 25-03-2004	
WO 02084721	A	24-10-2002	FR EP WO TW	2823596 A1 1378003 A2 02084721 A2 577102 B	18-10-2002 07-01-2004 24-10-2002 21-02-2004	
US 6159323	Α	12-12-2000	FR EP JP	2771852 A1 0923123 A2 11317577 A	04-06-1999 16-06-1999 16-11-1999	

Form PCT/ISA/210 (patent family annex) (January 2004)